On the basis of the three-phase four-wire shunt active power filter (APF), this paper discusses the control system. In order to produce compensation current faster, it takes the fusion of FFT and p-q 
Introduction
Electrical power quality has been, in recent years, an important and growing problem because of the proliferation of nonlinear loads such as power electronic converters in typical power distribution systems [1] [2] . Particularly, voltage harmonics and power distribution equipment problems result from current harmonics produced by nonlinear loads. Many researchers have put forward approaches to solve the problem [3] .
The traditional approach of eliminating the harmonics is adopting LC passive filter, which exhibits impedance lower than the source impedance at a tuned harmonic frequency to reduce the harmonic currents flowing into the source. On the other side, passive LC filters have inevitable disadvantages, such as large size, resonance, fixed compensation characteristics, and so on [4] . Their performance is dependent on the variation in the power system impedance. They can do little if the load is supplied by a stiff power source and overloading of the filter is possible. Because of the probable resonance between the system impedance and the passive filter, the design of the latter must be rigorous system studies taking all possible filter and supply system parameter changes into consideration. Besides, passive filters suffer from bulkiness and mistuning problems.
Shunt active filters proposed and studied for about 3 decades are connected in parallel to the power distribution [5] . Since then, theories and applications of active power filters have become more and more popular and have attracted much attention, especially after instantaneous reactive power theory was proposed and used as the basis of the calculation of compensation current. Shunt active filter adopting such a configuration can enable power system with inductive load to be free from harmonic currents by injecting the compensating current into the power system to make the source current into sinusoid shape. In this case, the shunt active filter serves as a current source [6] .
The basic principle is to detect harmonic component result from load, with the help of a converter device to produce a compensation current which has the same frequency, reversing phase compared with harmonic current, and make the grid current into an ideal standard sine waveform. In Fig.1 
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Using (2) and (
As shown Fig.1 , the lateral load harmonic current component can be compensated, and it will only be the fundamental frequency component in power systems, so as to achieve the purpose of suppressing harmonic current.
Compared to conventional analog and microprocessor based methods the DSP based solution provides a flexible and efficient method to control the APF [7] [8] [9] . But with the progress of technology and performance requirements, the monolithic DSP system cannot meet the requirements of the design on account of the large data throughput. So we introduce the dual-DSP [10] system. In recent years, the APF research mainly focus on improving the responding speed of control system [8] . Much work has been done in the area of active filter control [1, 7, 8] . Nevertheless, it seems that, as a conclusion, the main point is the need for high-gain current control loops [7] [8] [9] [10] [11] [12] . Perhaps, the easiest way to obtain them is to use some kind of hysteresis controller [13] [14] [15] . However, this controller has the disadvantage of a varying switching frequency, which produces a continuous harmonic spectrum. This problem is not present in fixed-frequency pulse width modulated schemes that have their high-frequency content around switching frequency harmonics. The instantaneous power theory (p-q theory) has been used successfully to control active power filters for three-phase systems [16, 17] . This instantaneous theory is valid for steady and transient states and for generic voltage and current waveforms. It analyze the powers in an unbalanced system, including the zero-sequence instantaneous power, By using the concepts of symmetrical components together with the new theory [18, 19] .
In this paper, In order to produce compensation current faster, it takes the fusion of FFT and p-q method to detect the harmonic current, and adopt dual-DSP hardware structure based to realize signal processing. At the same time, this paper presents a threeclosed-loop control system to keep the accuracy. This paper is organized as follows. Section II introduces the control system of APF, the control objectives. Section III shows the harmonic detection method. Section IV describes the three closed-loops system. Section V describes the communication between dual-DSP. Section VI presents the experimental and results. Finally, Section VII summarizes the results of this paper. As shown in Figure 2 , it is the main structure of three-phase four-wire source with nonlinear load and shunt active power filter. The APF is placed between the power source and the nonlinear load. The main circuit is three-phase voltage type current transformer, Dc side shunt two large capacitance, IGBT and clamp diode compose a bridge arm current transformer, Parallel inductance is placed in filter branch, the inductance main plays a role of booster when the power switch tube by the work in the state of rectifier; when the power switch tube working a state of the inverter, due to form a stable current, the ac inductor have the effect of smoothing current. The APF include three function parts:
Control System for APF
1. Harmonic detection To detect the harmonic generated by nonlinear load, APF should detect three kind of parameters: AC power source is the reference standard to eliminate the harmonic, which is 380 V and 50 Hz; DC side capacitor is the energy source of active power filter harmonic, we should keep it in a constant value, which is 1000V; harmonic current is a important parameter we should detect, in this paper, the harmonic frequency of compensation current f c can be resulted from (5). In this paper, c 1 = 50 which is the highest harmonic; c 2 =4 times; f b is 50Hz, so we can get that:
According to the sampling theory, this kind of harmonic sampling frequency f:
The sampling frequency is 1 MHz in this paper, in order to ensure the accuracy of the experiment.
2. Harmonic current generator In order to make the compensation current generated satisfy the need of active power filter, in this paper, the double closed-loop control was designed to generate compensation current. The current inner loop is for high-speed sampling, to make compensation current value stable with instruction on the size of the compensation current in a short time; the out current loop is slower, in order to make the whole outputting compensation current waveform is the same as the instruction current waveform.
The function of active power filter is to keep power supply side current and power supply voltage in same or close to the sine wave. Under the condition of the steady state, for a system without the loss of active power filter, the power provided must be equal to the consumption the load of power, Therefore, the average voltage of inverter DC capacitance will remain to a certain value. When the power imbalance, such as load changes, Inverter DC capacitance will provide power difference between the source and load, this will lead to the change of current (DC) of the average voltage. 
Harmonic Current Detection Method
There are several detection methods, and each has their own characteristics, which main divided into three categories, namely the method based on frequency analysis, based on the time-domain analysis method, and the method based on modern control theory.
The Method of p-q
This theory broke through the traditional power definition on the basis of the average, defining the instantaneous reactive power, the instantaneous active power amount of instantaneous power, etc. Systematically, Therefore, it not only used in the sine wave, but also suitable for nonsine wave and any other transition. But it will have a delay when detecting harmonic current, the most important thing is that it cannot detect specific frequency harmonic current [20] . As shown in Figure 3 , at first, the three phase current 
The Method of FFT
This method is to put the analog signal sampling frequency, according to certain frequency through discrete by sampling retainer, collecting a series of points into a certain sequence length. Get these points through the fast Fourier transform, analyze the data points every harmonic characteristics which including phase and amplitude, through the inverse transform can we accurately get current command signal of the compensated signal. This method, little affected by external environment factors, can be achieved for specific harmonics detection. But, result in large amount of calculation due to the FFT transformation calculation [21] . If consider FFT method we must pay attention to the sampling points. Can be seen from the FFT analysis results contrast, for the same signal and same sampling frequency , the smaller the sampling points, the less accurate the FFT analysis. As shown in Fig.4 when N=1024, amplitude-frequency curve is sharp, and with fewer sample points the curve becomes smooth, even the phenomenon of harmonics appears. AS shown in Fig.8 , three and higher times harmonics can"t be detected, that illustrates the sampling points has a great influence on the result of FFT analysis, and using this method for harmonic detection, the sampling points number must be big enough to achieve the accuracy.
Simulation for FFT

The Implement of Three Closed-loops
Current Control Loop
The Inner Loop of Current Control
The inner loop of compensation current control refers to the compensation instructions in the form of current after harmonic detecting and calculating, and then compare with harmonic compensation currents generated by the SVPWM. To let compensation harmonic and instructions generated by harmonic are equal anytime, to get compensation harmonic which is accurately equaled amplitude and opposite phase with the compensation harmonic in the grid . With the demand of APF, the compensation current should track the harmonic current quickly, so the switching frequency the higher the better. In this paper we adopt IGBT that can meet our demand.
The outer Loop of Current Control
We know that APF compensation current is generated by the IGBT controlled by SVPWM. But the instruction of compensation current we need and actually harmonic compensation current may be different. So we need to use a control method to make the actual output of the compensation current to be equal to its command. The so-called outer loop means that the actually generated harmonic compensation compared with the harmonic detecting from power grid. The harmonics actual generated and the harmonic detecting from power grid must be equal amplitude, opposite phase. In this way can we effectively offset harmonic current in the power grid and the filtering effect will be obtained. As shown in Fig.9 , it is the implement of current closed-loops. 
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DC Voltage Closed-loop Control
The basic cause of the DC side voltage fluctuation is the fluctuations between AC power and active power filter compensation current energy. This paper used PI controller to maintain DC side capacitor voltage to the required level.
DC side capacitor is the energy source of active power filter harmonic. In order to guarantee the effective harmonic generated by active power filter to make its voltage constant and the capacitor voltage higher than the grid voltage to feedback energy to the grid. As shown in Fig.10 , which contains these following several parts:
Command voltage calculation: Get the actual values of DC voltage, and take it into the PI regulator after comparing with the reference voltage, then the PI regulator will output corresponding results.
Voltage and phase detection: Collect the voltage and phase angle of phase A, and then through PLL to provide a reference phase.
The AC voltage transformation: AC three-phase voltage was taken into orthogonal value under coordinates by the 3/2 transformation, to overlay with the phase and PIcontrol references.
Instruction current generation: The instructions current is converted switch signal by the 3/2 transformation, the SVPWM will output the IGBT on-off signal and then output to the circuit. Fig.11 is MATLAB simulation diagram of the whole control system [23] , the main function is to keep the DC side voltage to a certain value, to make it as appropriate for the use of rectifier voltage sources. In the whole simulation, the "v_detection" module is used to detect the value of voltage, the model under the "v_detection" module is used to detect the value of current, then through the way of d-q, the voltage is changed in the formal of current and then they will produce the instruction current through the"2d_closed-loop"module, be sent to the SVPWM generator through action of inverter by the module"a2d-svpwm" to generate the compensation current we need. 9 (2015) ζ is the damping ratio, the M P only related to the ζ, With the increasing of ζ, the M P will monotonous decrease.
Simulation of Control System
So, when ζ equal to 1, M P will equal to 0, the system has no overshoot, in the critical damping state, outputting voltage from the DC side of the PI regulator will reach a constant value.
From Figure 13 we can get the control precision. In this experiment we give a reference voltage which is 700V, as shown in Figure 11 , from Figure 13 , we can get:
Using (8) and (9), results in:
The maximum error is about 0.11%. This error can meet the demands of our experiment, and under this condition we can carry out other experiments. As shown in Figure 14 , The lateral load current waveform distortion is serious, is not sinusoidal current because of the existence of the harmonic current. But As shown in Figure 15 , the grid side current is relatively stable, agreed with sine waveform which achieves the compensation, after compensating of APF.
Dual-DSP Communication in the Side of Control Board
Double DSP
In this system, the monolithic DSP system cannot meet the requirements of the design on account of the large data throughput. As a result, the study of high-speed communication between DSP is particularly important. Double DSP based on MCBSP to realize communication to meet the demand of speed.
The functions of control system are divided into two parts, including main controller (MC) and field controller (FC). By using dual-DSP allocation of functions, the MC-DSP is responsible for (1) Collecting real-time data of network parameters, analyzing and extracting harmonic current and generating current compensation instructions;
(2) Collecting real-time data of the compensation current, compared with the current instruction, after PI correction for the first current loop control; (3) Collecting DC capacitor voltage, analyzing and correcting through an integrated command current compensation to stabilize the DC voltage control; (4) Checking failure when interrupted, and controlling circuit breakers, contactors, fans, lights and other switch input and output status.
The FC-DSP is responsible for (1) Detecting real-time compensation current, and controlling the second current loop.
(2) Receiving the compensation instruction generated by the MC-Controller, dealing with the corresponding sine pulse signal conversion, driving three-phase full-bridge, generating the compensation current, and effectively inhibiting the load harmonics.
As is shown in Figure 16 , the TMS320C28x family of processors has a multi-channel buffered serial port (MCBSP) for two-machine communication, complete power management, output analog voltage 1.8V, 3.3V and two digital 1.8V, 3.3V. 
FC Controller
MC Controller
DSP based on MCBSP
In this paper, dual-DSP control circuit uses two DSPs, which are responsible for their own assigned tasks. MC controller is mainly responsible for compensating command current computing tasks; FC controller is mainly responsible for deriving the IGBT driving signal. Control system requires quick dynamic compensation. It is necessary to control the data transfer at the most short time. High-speed dual-DSP communication experiment is to test dual-DSP based MCBSP working from the master device's on highspeed communication. MCBSP clock stop mode, mainly from the device to provide environmental work in the SPI protocol. When MCBSP is configured as clock stop mode, receive and transmit communications constitute a synchronous manner. In this case, the transmit clock signal to provide a serial clock signal from the device transmits the frame synchronization signal from the enable signal devices. Receiving a clock signal and a frame synchronization signal in the DSP receiver connected to the corresponding internal transmission signal does not work. The characteristics of this mode of communication are to achieve duplex synchronous communication, and data transmission is controlled by the clock signal. At that time, the data transfer starts when the clock signal is issued, data transmission is terminated when the clock signal is stopped, and at the same time, enabling the controller to reduce the amount of processing tasks to improve their overall performance. In this paper, set CLKSTP=10b, CLKXP =0, CLKRP=0.The Signal timing of Pin is shown in Fig.17 : (a) the falling edge of the clock signal means the arrival of a data transmission. A frame signal may include a specific plurality of clock signal, which is valid only on the falling edge. To save timer resources, the timer interrupt is generated after 4us timer and turn MCBSP transmit interrupt, six frames of data transmission, in which each frame of data transfer is completed within 1us. Frame data format is shown in Figure 17 (b).These can be adjusted as necessary. Six data includes three current compensation instructions, and the other three data used to verify. （b） Frame data format
Figure 17.Timing and Fame Data
Based on this experiment, the DSP working as the main receiver is designed for the verification, which means that the data in the received frame by subtracting the first frame of the fourth data, the received data by subtracting the fifth frame of the second frame data, and the received data by subtracting the third frame of the sixth frame data are given a value of 100 for verification judgments. If the condition is true, the received data is correct and effective. If the received data is not accurate, FC-Controller discards and notifies MC-Controller to send again.
Experiment and Result
Figure 18. Control Board of APF
As shown in Figure 18 , the control board of APF, the top DSP is the field controller, and the bottom one is the main controller. Experimental test data waveform is shown in Figure 15 .
（a）Oscilloscope test waveforms （b）Clock and data signal （c）Clock and frame sync signal （d）Data and frame sync signal
Figure 19. Communication Waveform
Experiment results show that the SPI master-slave device based on MCBSP can achieve the dual-DSP communication with the simple hardware circuit design and logical structure, and the real-time analysis of the data operated by MC-Controller is passed to FC-Controller. Figure 19 (c) and (d) reflects the communication timing and fame data. We design different transmission frequencies to transmit data statistical accuracy and record 10000 transmit data. Figure 19 reflects the correct transmission rate trends over the transmission rate. Data show that when using 15MHz transmission accuracy rate for the first time brought to 100.
Figure 20. Correct Rate and Transmission Rate
To ensure the accuracy of the received data, MC-Controller sample rate generator clock is 15 MHz with data latency 1bit; FC-Controller sample rate generator clock is 150 MHz with data latency 0bit. By sending data to any of the six on master device and receiving data to any of the six on slave device, it is to check and determine whether the receiver is accurate, and accuracy of the data is expressed by signal LED. At the same time, crawling the LED test points waveform to verify whether the data is accurate. Considering the real-time and ensuring the accuracy of data transmission, communication speed between the dual DSP is designed 1 MHz and 16-bit.
Conclusion
Through simulation, we can get that the closed-loop voltage control can maintain the stability of the DC side voltage; Three current closed-loops control make us compensate the harmonic current accurately; The fusion of FFT and p-q method are better when we adopt double DSP, but we must pay attention to the sampling points. Through the experiment, we can demonstrate that the double DSP based on MCBSP can quickly realize the communication between each other.
